These are the performance events changes for v5.10:

x86 Intel updates:

 - Add Jasper Lake support

 - Add support for TopDown metrics on Ice Lake

 - Fix Ice Lake & Tiger Lake uncore support, add Snow Ridge support

 - Add a PCI sub driver to support uncore PMUs where the PCI resources
   have been claimed already - extending the range of supported systems.

x86 AMD updates:

 - Restore 'perf stat -a' behaviour to program the uncore PMU
   to count all CPU threads.

 - Fix setting the proper count when sampling Large Increment
   per Cycle events / 'paired' events.

 - Fix IBS Fetch sampling on F17h and some other IBS fine tuning,
   greatly reducing the number of interrupts when large sample
   periods are specified.

 - Extends Family 17h RAPL support to also work on compatible
   F19h machines.

Core code updates:

 - Fix race in perf_mmap_close()

 - Add PERF_EV_CAP_SIBLING, to denote that sibling events should be
   closed if the leader is removed.

 - Smaller fixes and updates.

Signed-off-by: Ingo Molnar <mingo@kernel.org>
-----BEGIN PGP SIGNATURE-----

iQJFBAABCgAvFiEEBpT5eoXrXCwVQwEKEnMQ0APhK1gFAl+Ef40RHG1pbmdvQGtl
cm5lbC5vcmcACgkQEnMQ0APhK1h7NQ//ZdQ26Yg79ZaxBX1QSINJ9AgXDi6rXs75
qU9qNwr/6EF+633RZoPQGAE0Iy5v6h7iLFokcJzM9+kK/rE3ax44tSnPlcMa0+6N
SHXKCa5iL+hH7o2Spo2MZwCYseH79rloX3TSH7ajnN3X8PvwgWshF0lUE3WEWtCs
eHSojdCk43IuL9TpusuNOBM2FvgnheFYWiMbFHd0MTBUMxul30sLVCG8IIWCPA+q
TwG4RJS3X42VbL3SuAGFmOv4OmqNsfkvHvjpDs4NF07tRB9zjXzGrxmGhgSw0NAN
2KK25qbmrpKATIb4Eqsgk/yikX/SCrDEXrjhg3r8FnyPvRfctq1crZjjf672PI2E
bDda76dH6Lq9jv5fsyJjas5OsYdMKBCnA+tGQxXPGbmTXeEcYMRbDnwhYnevI/Q/
8pP+xstF0pmBA3tvpDPrQnYH72Qt7CLJSdcTB15NqZftU2tJxaAyJGx4gJy33jxQ
wu6BIEGHQ7onQYiIyTwsBHyz6xNsF/CRHwAPcGdYrRRbXB5K5nxHiXNb4awciTMx
2HF31/S4OqURNpfcpxOQo+1fb/cLqj3loGqE4jCTwkbS3lrHcAcfxyv9QNn77l1f
hdQ0jworbUNVLUYEUQz1bkZ06GD3LSSas2ZlY1NNdHo62mjyXMQmgirNcZmrFgWl
tl2gNFAU9x4=
=2fuY
-----END PGP SIGNATURE-----