summaryrefslogtreecommitdiff
path: root/drivers/cxl/cxl.h
AgeCommit message (Expand)Author
2022-12-05cxl: update names for interleave ways conversion macrosDave Jiang
2022-12-05cxl: update names for interleave granularity conversion macrosDave Jiang
2022-12-05Merge branch 'for-6.2/cxl-xor' into for-6.2/cxlDan Williams
2022-12-05Merge branch 'for-6.2/cxl-aer' into for-6.2/cxlDan Williams
2022-12-05Merge branch 'for-6.2/cxl-security' into for-6.2/cxlDan Williams
2022-12-05cxl/mem: Move devm_cxl_add_endpoint() from cxl_core to cxl_memDan Williams
2022-12-03cxl/acpi: Support CXL XOR Interleave Math (CXIMS)Alison Schofield
2022-12-03cxl/pci: Add (hopeful) error handling supportDan Williams
2022-12-03cxl/pci: Find and map the RAS Capability StructureDan Williams
2022-12-03cxl/pci: Prepare for mapping RAS Capability StructureDan Williams
2022-12-03cxl/core/regs: Make cxl_map_{component, device}_regs() device genericDan Williams
2022-12-03cxl/acpi: Extract component registers of restricted hosts from RCRBRobert Richter
2022-12-03cxl/region: Manage CPU caches relative to DPA invalidation eventsDan Williams
2022-12-02cxl: add dimm_id support for __nvdimm_create()Dave Jiang
2022-12-02cxl/acpi: Move rescan to the workqueueDan Williams
2022-12-02cxl/pmem: Remove the cxl_pmem_wq and related infrastructureDan Williams
2022-12-02cxl/pmem: Refactor nvdimm device registration, delete the workqueueDan Williams
2022-12-02cxl/region: Drop redundant pmem region release handlingDan Williams
2022-11-14cxl: Replace HDM decoder granularity magic numbersAdam Manzanares
2022-11-14cxl/core: Remove duplicate declaration of devm_cxl_iomap_block()Robert Richter
2022-11-04cxl/region: Fix 'distance' calculation with passthrough portsDan Williams
2022-11-04cxl/pmem: Fix cxl_pmem_region and cxl_memdev leakDan Williams
2022-08-05cxl/region: describe targets and nr_targets members of cxl_region_paramsBagas Sanjaya
2022-08-01cxl/acpi: Minimize granularity for x1 interleavesDan Williams
2022-08-01cxl/region: prevent underflow in ways_to_cxl()Dan Carpenter
2022-07-26cxl/region: Introduce cxl_pmem_region objectsDan Williams
2022-07-26cxl/pmem: Fix offline_nvdimm_bus() to offline by bridgeDan Williams
2022-07-26cxl/region: Add region driver boiler plateDan Williams
2022-07-25cxl/hdm: Commit decoder state to hardwareDan Williams
2022-07-25cxl/region: Program target listsDan Williams
2022-07-25cxl/region: Attach endpoint decodersDan Williams
2022-07-25cxl/acpi: Add a host-bridge index lookup mechanismDan Williams
2022-07-25cxl/region: Enable the assignment of endpoint decoders to regionsDan Williams
2022-07-25cxl/region: Allocate HPA capacity to regionsDan Williams
2022-07-25cxl/region: Add interleave geometry attributesBen Widawsky
2022-07-25cxl/region: Add a 'uuid' attributeBen Widawsky
2022-07-21cxl/region: Add region creation supportBen Widawsky
2022-07-21cxl/mem: Enumerate port targets before adding endpointsDan Williams
2022-07-21cxl/port: Move dport tracking to an xarrayDan Williams
2022-07-21cxl/port: Move 'cxl_ep' references to an xarray per portDan Williams
2022-07-21cxl/port: Record parent dport when adding portsDan Williams
2022-07-21cxl/port: Record dport in endpoint referencesDan Williams
2022-07-21cxl/hdm: Track next decoder to allocateDan Williams
2022-07-21cxl/hdm: Add 'mode' attribute to decoder objectsDan Williams
2022-07-21cxl/hdm: Enumerate allocated DPADan Williams
2022-07-21cxl/core: Define a 'struct cxl_endpoint_decoder'Dan Williams
2022-07-21cxl/core: Define a 'struct cxl_root_decoder'Dan Williams
2022-07-21cxl/core: Define a 'struct cxl_switch_decoder'Dan Williams
2022-07-19cxl/port: Read CDAT tableIra Weiny
2022-07-11cxl/pmem: Delete unused nvdimm attributeDan Williams
generated by cgit v1.2.3 (git 2.46.0) at 2025-07-24 17:59:29 +0000