summaryrefslogtreecommitdiff
path: root/drivers/cxl/mem.c
AgeCommit message (Expand)Author
2022-12-05cxl/port: Add RCD endpoint port enumerationDan Williams
2022-12-05cxl/mem: Move devm_cxl_add_endpoint() from cxl_core to cxl_memDan Williams
2022-12-02cxl/pmem: Refactor nvdimm device registration, delete the workqueueDan Williams
2022-07-21cxl/mem: Enumerate port targets before adding endpointsDan Williams
2022-07-21cxl/port: Record parent dport when adding portsDan Williams
2022-07-10cxl/mem: Add a debugfs version of 'iomem' for DPA, 'dpamem'Dan Williams
2022-06-21cxl: Fix cleanup of port devices on failure to probe driver.Jonathan Cameron
2022-05-19cxl/port: Move endpoint HDM Decoder Capability init to port driverDan Williams
2022-05-19cxl/pci: Drop @info argument to cxl_hdm_decode_init()Dan Williams
2022-05-19cxl/mem: Merge cxl_dvsec_ranges() and cxl_hdm_decode_init()Dan Williams
2022-05-19cxl/mem: Skip range enumeration if mem_enable clearDan Williams
2022-05-19cxl/mem: Consolidate CXL DVSEC Range enumeration in the coreDan Williams
2022-05-19cxl/pci: Move cxl_await_media_ready() to the coreDan Williams
2022-05-19cxl/mem: Validate port connectivity before dvsec rangesDan Williams
2022-05-19cxl/mem: Fix cxl_mem_probe() error exitDan Williams
2022-05-19cxl/pci: Consolidate wait_for_media() and wait_for_media_ready()Dan Williams
2022-05-19cxl/mem: Drop mem_enabled check from wait_for_media()Dan Williams
2022-04-28cxl: Drop cxl_device_lock()Dan Williams
2022-04-22PM: CXL: Disable suspendDan Williams
2022-04-12cxl/mem: Replace redundant debug message with a commentDan Williams
2022-04-12cxl/mem: Rename cxl_dvsec_decode_init() to cxl_hdm_decode_init()Dan Williams
2022-04-12cxl/mem: Make cxl_dvsec_range() init failure fatalDan Williams
2022-04-12cxl/mem: Drop DVSEC vs EFI Memory Map sanity checkDan Williams
2022-02-08cxl/mem: Add the cxl_mem driverBen Widawsky
2021-05-26cxl: Rename mem to pciBen Widawsky
2021-05-14cxl/core: Refactor CXL register lookup for bridge reuseDan Williams
2021-05-14cxl/mem: Introduce 'struct cxl_regs' for "composable" CXL devicesDan Williams
2021-05-14cxl/mem: Move some definitions to mem.hDan Williams
2021-04-16cxl/mem: Fix memory device capacity probingDan Williams
2021-04-15cxl/mem: Fix register block offset calculationBen Widawsky
2021-04-06cxl/mem: Force array size of mem_commands[] to CXL_MEM_COMMAND_ID_MAXRobert Richter
2021-04-06cxl/mem: Disable cxl device power managementDan Williams
2021-04-06cxl/mem: Do not rely on device_add() side effects for dev_set_name() failuresDan Williams
2021-04-06cxl/mem: Fix synchronization mechanism for device removal vs ioctl operationsDan Williams
2021-04-06cxl/mem: Use sysfs_emit() for attribute show routinesDan Williams
2021-02-22cxl/mem: Fix potential memory leakBen Widawsky
2021-02-19cxl/mem: Return -EFAULT if copy_to_user() failsDan Carpenter
2021-02-16cxl/mem: Add set of informational commandsBen Widawsky
2021-02-16cxl/mem: Enable commands via CELBen Widawsky
2021-02-16cxl/mem: Add a "RAW" send commandBen Widawsky
2021-02-16cxl/mem: Add basic IOCTL interfaceBen Widawsky
2021-02-16cxl/mem: Register CXL memX devicesDan Williams
2021-02-16cxl/mem: Find device capabilitiesBen Widawsky
2021-02-16cxl/mem: Introduce a driver for CXL-2.0-Type-3 endpointsDan Williams
generated by cgit v1.2.3 (git 2.46.0) at 2025-07-24 08:36:20 +0000