summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_dpio_phy.c
AgeCommit message (Expand)Author
2019-06-17drm/i915: move modesetting core code under display/Jani Nikula
2019-06-17drm/i915: move modesetting output/encoder code under display/Jani Nikula
2019-05-03drm/i915: extract intel_dpio_phy.h from i915_drv.hJani Nikula
2019-04-26drm/i915: Separate sideband declarations to intel_sideband.hChris Wilson
2019-04-26drm/i915: Lift acquiring the vlv punit magic to a common sb-getChris Wilson
2019-04-08drm/i915: extract intel_dp.h from intel_drv.hJani Nikula
2019-03-26drm/i915: switch intel_wait_for_register to uncoreDaniele Ceraolo Spurio
2019-03-26drm/i915: intel_wait_for_register_fw to uncoreDaniele Ceraolo Spurio
2019-01-17drm/i915: small isolated c99 types to kernel types switchJani Nikula
2018-10-05drm/i915: Get rid of crtc->config in chv_data_lane_soft_resetMaarten Lankhorst
2018-04-10drm/i915/gen9_lp: Increase DDI PHY0 power well enabling timeoutImre Deak
2018-02-19drm: intel_dpio_phy: fix kernel-doc comments at nested structMauro Carvalho Chehab
2017-11-09drm/i915: Nuke intel_digital_port->portVille Syrjälä
2017-11-09drm/i915: Pass crtc state to DPIO PHY functionsVille Syrjälä
2017-11-07drm/i915: Simplify onion for bxt_ddi_phy_init()Chris Wilson
2017-10-27drm/i915: Fix BXT lane latency optimal setting with MSTVille Syrjälä
2017-10-03drm/i915: Fix DDI PHY init if it was already onImre Deak
2016-12-02drm/i915: Only poll DW3_A when init DDI PHY for ports B and C.Rodrigo Vivi
2016-12-02drm/i915/glk: Implement Geminilake DDI init sequenceAnder Conselvan de Oliveira
2016-12-02drm/i915/glk: Reuse broxton code for geminilakeAnder Conselvan de Oliveira
2016-11-02drm/i915/bxt: Don't set OCL2_LDOFUSE_PWR_DIS bit in phy init sequenceAnder Conselvan de Oliveira
2016-10-28drm/i915: Address broxton phy registers based on phy and channel numberAnder Conselvan de Oliveira
2016-10-28drm/i915: Add location of the Rcomp resistor to bxt_ddi_phy_infoAnder Conselvan de Oliveira
2016-10-28drm/i915: Create a struct to hold information about the broxton physAnder Conselvan de Oliveira
2016-10-28drm/i915: Move broxton vswing sequence to intel_dpio_phy.cAnder Conselvan de Oliveira
2016-10-28drm/i915: Move DPIO phy documentation section to intel_dpio_phy.cAnder Conselvan de Oliveira
2016-10-28drm/i915: Move broxton phy code to intel_dpio_phy.cAnder Conselvan de Oliveira
2016-07-04drm/i915: Mass convert dev->dev_private to to_i915(dev)Chris Wilson
2016-04-29drm/i915: Move VLV HDMI lane reset work around logic to intel_dpio_phy.cAnder Conselvan de Oliveira
2016-04-29drm/i915: Unduplicate pre encoder enabling phy codeAnder Conselvan de Oliveira
2016-04-29drm/i915: Unduplicate VLV phy pre pll enabling codeAnder Conselvan de Oliveira
2016-04-29drm/i915: Unduplicate VLV signal level codeAnder Conselvan de Oliveira
2016-04-29drm/i915: Unduplicate CHV encoders' post pll disable codeAnder Conselvan de Oliveira
2016-04-29drm/i915: Unduplicate CHV pre-encoder enabling phy logicAnder Conselvan de Oliveira
2016-04-29drm/i915: Unduplicate CHV phy-releated pre pll enabling codeAnder Conselvan de Oliveira
2016-04-29drm/i915: Unduplicate chv_data_lane_soft_reset()Ander Conselvan de Oliveira
2016-04-29drm/i915: Unduplicate CHV signal level codeAnder Conselvan de Oliveira
generated by cgit v1.2.3 (git 2.46.0) at 2025-07-24 15:48:30 +0000