include/dt-bindings/clock/mediatek,mt6735-vencsys.h


1
2
3
4
5
6
7
8
9
10
11

/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */

#ifndef _DT_BINDINGS_CLK_MT6735_VENCSYS_H
#define _DT_BINDINGS_CLK_MT6735_VENCSYS_H

#define CLK_VENC_SMI_LARB3			0
#define CLK_VENC_VENC			1
#define CLK_VENC_JPGENC			2
#define CLK_VENC_JPGDEC			3

#endif /* _DT_BINDINGS_CLK_MT6735_VENCSYS_H */